ARM Cortex-A57
The ARM Cortex-A57 is a central processing unit implementing the ARMv8-A 64-bit instruction set designed by ARM Holdings. The Cortex-A57 is an out-of-order superscalar pipeline. It is available as SIP core to licensees, and its design makes it suitable for integration with other SIP cores into one die constituting a system on a chip.
Overview
- Pipelined processor with deeply out of order, speculative issue 3-way superscalar execution pipeline
- DSP and NEON SIMD extensions are mandatory per core
- VFPv4 Floating Point Unit onboard
- Hardware virtualization support
- Thumb-2 instruction set encoding reduces the size of 32-bit programs with little impact on performance.
- TrustZone security extensions
- Program Trace Macrocell and CoreSight Design Kit for unobtrusive tracing of instruction execution
- 32 KiB data + 48 KiB instruction L1 cache per core
- Integrated low-latency level-2 cache controller, 512 KB, 1 MB, or 2 MB configurable size per cluster
- 48-entry fully associative L1 instruction Translation Lookaside Buffer with native support for 4 KiB, 64 KiB, and 1 MB page sizes
- * 4-way set-associative of 1024-entry L2 TLB
- 2-level dynamic predictor with Branch Target Buffer for fast target generation
- Static branch predictor
- Indirect predictor
- Return stack
Chips
Qualcomm's first offering which was made available for sampling Q4 2014 was the Snapdragon 810. It contains four Cortex-A57 and four Cortex-A53 cores in a big.LITTLE configuration.
Samsung also provides Cortex-A57-based SoC's, the first one being Exynos Octa 5433 which was available for sampling from Q4 2014.
In March, 2015, Nvidia released the Tegra X1 SoC, which has four A57 cores running at a maximum of 2 GHz.