List of Intel Xeon processors (Cascade Lake–based)


"Cascade Lake-SP" (14 nm) Scalable Performance

  • Support for up to 12 DIMMs of DDR4 memory per CPU socket
  • Xeon Platinum supports up to eight sockets; Xeon Gold supports up to four sockets; Xeon Silver and Bronze support up to two sockets
  • No suffix letter: up to 1.0TB DDR4 per socket
  • -L: Large DDR memory tier support
  • -M: Medium DDR memory tier support
  • -N: Network & NFV specialized
  • -R: Refresh
  • -S: Search value specialized
  • -T: High thermal-case and extended reliability
  • -U: Uniprocessor
  • -V: VM density value specialized
  • -Y: Speed select

    Xeon Gold (uniprocessor)

Model
number
sSpec
number
Cores
L2
cache
L3
cache
TDPSocketI/O busMemorystyle="text-align:right;" Release datePart
number
Release
price

Xeon Bronze and Silver (dual processor)

Model
number
sSpec
number
Cores
L2
cache
L3
cache
TDPSocketI/O busMemorystyle="text-align:right;" Release datePart
number
Release
price

Xeon Gold (dual processor)

Model
number
sSpec
number
Cores
L2
cache
L3
cache
TDPSocketI/O busMemorystyle="text-align:right;" Release datePart
number
Release
price

Xeon Gold (quad processor)

Model
number
sSpec
number
Cores
L2
cache
L3
cache
TDPSocketI/O busMemorystyle="text-align:right;" Release datePart
number
Release
price

Xeon Platinum (octa processor)

Model
number
sSpec
number
Cores
L2
cache
L3
cache
TDPSocketI/O busMemorystyle="text-align:right;" Release datePart
number
Release
price

"Cascade Lake-AP">Cascade Lake (microarchitecture)">Cascade Lake-AP" (14 nm) Advanced Performance

  • Support up to two sockets
  • 2 dies per socket

    Xeon Platinum (dual processor)

Model
number
sSpec
number
Cores
L2
cache
L3
cache
TDPSocketI/O busMemorystyle="text-align:right;" Release datePart
number
Release
price

"Cascade Lake-W" (14 nm)

Xeon W-32xx (uniprocessor)

  • PCI Express lanes: 64
  • Supports up to 12 DIMMs of DDR4 memory, maximum 1 TB.
  • -M: Medium DDR memory tier support
Model
number
sSpec
number
Cores
FrequencyTurbo Boost
all-core/2.0
L2
cache
L3
cache
TDPSocketI/O busMemorystyle="text-align:right;" Release datePart
number
Release
price