Design Flow of Concurrent Error Detection Schemes for Combinational Circuits
Design Flow of Concurrent Error Detection Schemes for Combinational Circuits is a scholarly work, published in 2018 in ''Vestnik of Ryazan State Radio Engineering University''. The main subjects of the publication include electronic circuit, low-power electronics, combinational logic, computer science, parallel computing, fault tolerance, and algorithm.